

## INTRODUCTION


**Need:** It's too hard for beginners to learn about CPU design

**Goal:** Make it easier for beginners to learn about CPU design

**Design Objectives:** Produce a complete CPU design that includes seven lessons and practice exercises at the end of every lesson

**Target Audience:** Educational institutions that want to use a simplified CPU to teach a class and self-learners


**Learning Modules:** The completion time of the entire lesson plan is 3.6 hours



Completion Time for Each Learning Module


## CPU DESIGN

Prototype of our simple CPU



## TEACHING STRATEGY

The types of questions each learning module aims to answer is shown below



## ASSEMBLY CODE

Each line represents the machine code to the corresponding assembly code from a virtual machine

```

0x 00 f0 10 01 00 00 03 108  :: $main
0x 01 f0 00 00 00 00 00 002  <-halt>
0x 01 20 01 00 00 00 00 006  [ $fp
0x 01 20 00 c0 00 00 00 006  [
0x 01 20 09 c0 00 00 00 006  [ $t0
0x 01 20 0a 00 00 00 00 006  [ $t1
0x 01 20 0a 40 00 00 00 006  [ $t2
0x 01 20 0a 80 00 00 00 006  [ $t3
0x 00 20 40 01 80 00 00 004  $sp -> $fp
0x 01 e0 01 66 00 00 00 008  $sp $ 8 -> $m0
0x 00 1c c0 81 00 00 00 001  $sp -- $m0
0x 00 20 40 13 80 00 00 004  $sp -> $t0
0x 00 40 01 02 00 00 00 008  $sp -- 8
0x 01 20 05 d3 80 00 00 002  $a0 -> [$t0]
0x 01 20 09 d4 00 00 00 001  [$t0] -> $t1
0x 00 25 00 14 80 00 00 004  $t1 -> $t2
0x 00 30 14 aa ffff ff e8  $t2 + 4294967272 -> $t3
0x 00 20 60 01 00 00 00 004  $fp -> $sp
0x 00 25 40 03 80 00 00 004  $t3 -> $r0
    
```

## ADMIN

**Contact:** [tiluong@ucsc.edu](mailto:tiluong@ucsc.edu)

**Github:**

<https://github.com/heimskr/educpu>, <https://github.com/heimskr/why.js>